
a[7:0]
b[7:0]
rst
clk
en
product_reg0_i
I0[7:0]
I1[7:0]
*
O[15:0]
RTL_MULT
product_reg_reg[15:0]
RST
C
CE
D
Q
RTL_REG_SYNC
acc_reg[31:0]
RST
C
CE
D
Q
RTL_REG_SYNC
acc[31:0]
acc0_i
I0[31:0]
I1[15:0]
+
O[31:0]
RTL_ADD